Volume 1, Issue 3, November 2014
An Improved Power Gating Technique for Low Power Circuits Using Asynchronous Logic
Power consumption has become a significant concern in the design of digital integrated circuits. It is necessary to provide low power and high performance system. An improved fine grained power gating technique is presented in this paper. This work mainly focused on obtaining low power by implementing asynchronous logic. Asynchronous system design in recent years has reemerged as an important vehicle in the field of high performance, low power and secure computing. It represents an important design methodology in recent deep sub-micron technologies. High leakage current in deep-sub micrometer regimes is becoming a significant contributor to power dissipation as threshold voltage, channel length, and gate oxide thickness are reduced. Power gating is one of the most effective techniques for leakage reduction. In the proposed work, each pipeline stage in the circuit is comprised of logic gates, which implements the logic function and a handshake controller. The power to the logic blocks are controlled and supplied by the handshaking controllers. The work measures and compares the power consumption, area and delay of a 4 bit traditional Array multiplier with the proposed power gated Array multiplier using DSCH tool.
Asynchronous logic; power gating; low power.
- KPR Institute of Engineering and Technology, Coimbatore , Tamil Nadu, India
Manuscript received : 02 January 2014
Manuscript revised : 01 March 2014
Accepted : 20 May 2014
Cite this article as:P.Kavinmalar& B.Jaishankar, Int.j.of IJACCS(2014).
Print ISSN : 2347 - 9280
Online ISSN : 2347 - 9299
Publisher Name : Sri Eshwar Publications, Coimbatore, Tamilnadu, India.